[1] |
D Long, X Hong, S Dong.Optimal two-dimension common centroid layout generation for mos transistors unit-circuit[C]// Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on. Kobe Japan: IEEE, 2005, 3: 2999-3002.
|
[2] |
Yang S H, KH Kim, YH Kim, et al.A novel CMOS operational transconductance amplifier based on a mobility compensation technique[J]. IEEE Transaction on Circuits Systems II: Express Briefs (S1549-7747), 2005, 52(1): 37-42.
|
[3] |
Jose´ M De La Rosa, Bele´N Pe´ Rez-Verdu´, Fernando Medeiro, et al. Analysis of Error Mechanisms in Switched-Current Sigma-Delta Modulators[J]. Analog Integrated Circuits and Signal Processing (S0925-1030), 2004, 38(2): 175-201.
|
[4] |
Rocío del Río, Belén Pérez-Verdú, Angel Rodríguez-Vázquez. High-Level Synthesis of Switched-Capacitor Switched-Current and Continuous Time Modulators Using SIMULINK-Based Time- Domain Behavioral Models[J]. IEEE Transactions on Circuits and Systems-I: Regular Papers (S1549-8328), 2005, 52(9): 1795-1810
|
[5] |
郭杰荣, 何怡刚, 唐圣学. 基于行为仿真的开关电流Σ-Δ调制器设计优化[J]. 系统仿真学报, 2008, 20(3): 578-582
|
[6] |
T Constandinou, J Georgiou, C Toumazou. An auto-input-offset removing floating gate pseudo- differential transconductor [C]// Proceedings of the2003 International Symposium on Circuits and Systems. PBangkok, Thailand: IEEE, 2003, 1: I-169-I-172.
|
[7] |
Chunyan Wang, M Omair Ahmad, M N S. Swamy. Design and Implementation of a Switched-Current Memory Cell for Low-Power and Weak-Current Operations[J]. IEEE Journal of Solid-State Circuits (S0018-9200), 2001, 36(2): 304-304.
|
[8] |
郭杰荣, 李长生, 刘长青. 基于0.18μm CMOS的电流模单元最优化设计[J]. 湖南文理学院学报(自然科学版), 2012, 24(1): 39-41, 45.
|
[9] |
朱兆旻, 王睿, 赵青云, 等. 短沟道双栅MOSFET的亚阈值特性分析[J]. 固体电子学研究与进展, 2014, 34(2): 101-105.
|
[10] |
彭静玉. MOS管工作于弱反型区时的失调分析[J]. 苏州大学学报(工科版), 2008, 28(3): 40-43.
|