系统仿真学报 ›› 2026, Vol. 38 ›› Issue (8): 2364-2378.doi: 10.16182/j.issn1004731x.joss.25-0932

• 论文 • 上一篇    

HDRT实时仿真系统设计与实现

郑会吉, 汪光森, 柳青, 王康, 王志伟, 张振宇, 王硕, 刘著   

  1. 海军工程大学 电磁能技术全国重点实验室,湖北 武汉 430034
  • 收稿日期:2025-09-26 修回日期:2025-11-19 出版日期:2026-08-28 发布日期:2026-08-31
  • 通讯作者: 柳青
  • 第一作者简介:郑会吉(1997-),男,博士生,研究方向为实时操作系统。

Design and Implementation of HDRT Real-time Simulation System

Zheng Huiji, Wang Guangsen, Liu Qing, Wang Kang, Wang Zhiwei, Zhang Zhenyu, Wang Shuo, Liu Zhu   

  1. National Key Laboratory of Electromagnetic Energy, Naval University of Engineering, Wuhan 430034, China
  • Received:2025-09-26 Revised:2025-11-19 Online:2026-08-28 Published:2026-08-31
  • Contact: Liu Qing

摘要:

针对电力电子等大规模复杂系统的实时仿真需求,研发了HDRT(hidden dragon real time)仿真系统。基于一种资源独占式实时化方案保证仿真任务的严格时间约束,支持从秒级到百纳秒级的定步长、多速率仿真。采用CPU-FPGA(field programmable gate array)混合架构加速计算。系统可以利用多台仿真机进行并行仿真,并通过专用PCIe交换机实现仿真机间微秒级实时数据交互。单台仿真机可通过I/O接口设备进行扩展,最大支持1 500路以上实时模拟信号或3 000路以上实时数字信号的输入或输出。测试结果表明:HDRT仿真系统中单个I/O接口设备的同步时间仅为40 ns,I/O接口设备间具有快速同步的特点;主从仿真任务实际仿真步长的最大抖动分别不超过180 ns和400 ns;基于实际仿真模型进行测试,结果证明了HDRT仿真系统具备大型复杂系统的实时仿真能力。

关键词: 实时系统, 半实物仿真, 并行计算, 同步, 系统设计

Abstract:

In view of the real-time simulation requirements of large-scale complex systems such as power electronics, a hidden dragon real-time(HDRT) simulation system was developed. The strict time constraints of simulation tasks were guaranteed based on a resource-dedicated real-time scheme, supporting fixed-step and multi-rate simulations from the second level to the hundred-nanosecond level. A hybrid CPU-field programmable gate array(FPGA) architecture was adopted to accelerate computation. The system could utilize multiple simulators for parallel simulation and realized microsecond-level real-time data interaction between simulators through a dedicated PCIe switch. A single simulator could be expanded through I/O interface equipment, supporting a maximum input or output of more than 1 500 channels of real-time analog signals or more than 3 000 channels of real-time digital signals. Test results indicate that the synchronization time of a single I/O interface equipment in the HDRT simulation system is only 40 ns, indicating the characteristic of fast synchronization among I/O interface equipment; the maximum jitters of the actual simulation steps of the master and slave simulation tasks do not exceed 180 ns and 400 ns, respectively; based on tests of actual simulation models, the results demonstrate that the HDRT simulation system possesses the real-time simulation capability for large-scale complex systems.

Key words: real-time system, hardware-in-the-loop simulation, parallel computation, synchronization, system design

中图分类号: