R-C型逐次逼近ADC D/A转换网络功耗模型与仿真

系统仿真学报 ›› 2016, Vol. 28 ›› Issue (4): 946-950.

R-C型逐次逼近ADC D/A转换网络功耗模型与仿真

佟星元, 张洋

西安邮电大学电子工程学院,陕西西安 710121

收稿日期:2014-11-07 修回日期:2015-01-20 出版日期:2016-04-08 发布日期:2020-07-02
作者简介:佟星元(1984-),男,河北保定,博士,副教授,硕导,研究方向为低功耗集成电路设计、超低功耗A/D转换器设计与建模仿真等;张洋(1991-),女,陕西西安,硕士生,研究方向为低功耗A/D转换设计与建模。
基金资助:
国家自然科学基金(61204029);国家重大科技专项(2016ZX03001003-006);陕西省自然科学基金(2014JQ8332)

Power modeling and simulation for D/A network in R-C hybrid SAR ADC

Tong Xingyuan, Zhang Yang

School of Electronic Engineering, Xi'an Univ. of Posts & Telecommunications, Xi'an 710121, China

Received:2014-11-07 Revised:2015-01-20 Online:2016-04-08 Published:2020-07-02

摘要/Abstract

摘要： 逐次逼近(SAR: Successive Approximation Register)ADC广泛应用于低功耗电路系统,为指导低功耗SAR ADC的设计优化,对其D/A转换网络的功耗进行了建模研究。重点针对适用于中高精度应用的R-C组合型D/A转换网络,基于Matlab工具建立了电容阵列的能耗模型,并结合65 nm CMOS工艺,同时考虑电阻梯的静态功耗以及电容阵列的动态功耗,获得了SAR ADC R-C组合型D/A转换网络的功耗模型, 在此基础上,以12-bit SAR ADC为设计实例,在考虑无源器件匹配性的前提下,分别针对“5+7”、“6+6”以及“7+5”三种典型的R-C组合结构进行了功耗仿真和比较,研究结果对低功耗SAR ADC的设计和优化具有重要指导意义。

关键词: 逐次逼近ADC, D/A转换网络, 能耗模型, 低功耗

Abstract: D/A conversion network of SAR (SAR: Successive Approximation Register) ADC was discussed. The energy model of the capacitor array in R-C hybrid D/A network was established by using MATLAB. With the combination of resistor string’s static power and capacitor array’s switching power, the power model of the R-C hybrid network in SAR ADC was proposed based on a 65nm CMOS process. Furthermore, by considering matching requirement for the passive components, 12-bit R-C hybrid D/A networks with “5+7”, “6+6” and “7+5” type of structures were simulated and compared. The research can provide significant guidance for circuit design and optimization of low-power SAR ADC.

Key words: successive approximation register (SAR), D/A conversion network, energy model, low-power

中图分类号:

TN431.1

佟星元, 张洋. R-C型逐次逼近ADC D/A转换网络功耗模型与仿真[J]. 系统仿真学报, 2016, 28(4): 946-950.

Tong Xingyuan, Zhang Yang. Power modeling and simulation for D/A network in R-C hybrid SAR ADC[J]. Journal of System Simulation, 2016, 28(4): 946-950.

参考文献

[1] Ginsburg B P, Chandrakasan A P.An energy-efficient charge recycling approach for a SAR converter with capacitive DAC[C]// IEEE Int. Symp. Circuits and Systems. USA: IEEE, 2005: 184-187.
[2] Sabri M, Lotfi R, Mafinezhad K A, et al.Analysis of Power Consumption and Linearity in Capacitive Digital-to-Analog Converters Used in Successive Approximation ADCs[J]. IEEE Trans. Circuits Syst I (S0013-5194), 2011, 58(8): 1736-1748.
[3] Hariprasath V, Guerber J, Lee S H, et al.Merged capacitor switching based SAR ADC with highest switching energy-efficiency[J]. Electronics Letters (S0013-5194), 2010, 46(9): 620-621.
[4] Yuan C, Lam Y.Low-energy and area-efficient tri-level switching scheme for SAR ADC[J]. Electronics Letters (S0013-5194), 2012, 48(9): 482-483.
[5] Pun K, Sun L, Li B.Unit capacitor array based SAR ADC[J]. Microelectronics Reliability (S0026-2714), 2013, 53(3): 505-508.
[6] Sanyal A, Sun N.SAR ADC architecture with 98% reduction in switching energy over conventional scheme[J]. Electronics Letters (S0013-5194), 2013, 49(4): 248-250.
[7] Tong X Y, Zhang W P, Li F X.Low-energy and area-efficient switching scheme for SAR A/D converter[J]. Analog Integr. Circ. and Sig. Process (S0925-1030), 2014, 80(1): 153-157.
[8] Fotouhi B, Hodges D A. High-Resolution A/D Conversion in MOS/LSI [J]. IEEE J. Solid-State Circuits (S0018-9200), 1979, SC-14(6): 920-926.
[9] 佟星元. 模/数转换器结构设计综述[J]. 西安邮电大学学报, 2013, 18(2): 75-80.
[10] Tong X Y, Zhu Z M, Yang Y T, et al.D/A conversion networks for high-resolution SAR A/D converters[J]. Electronics Letters (S0013-5194), 2011, 47(3): 169-171.
[11] Doernberg J, Gray P R, Hodges D A.A 10-bit 5-M samples/s CMOS two-step flash ADC[J]. IEEE J. Solid-State Circuits (S0018-9200), 1989, 24(2): 241-249.