[1] Seo S, Lee Y, Kang S.Tri-state coding using reconfiguration of twisted ring counter for test data compression[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (S0278-0070), 2016, 35(2): 274-284. [2] Touba N A.Survey of test vector compression techniques[J]. IEEE Design & Test of Computers (S0740-7475), 2006, 23(4): 294-303. [3] Jas A, Ghosh-Dastidar J, Touba N A.Scan vector compression/decompression using statistical coding[C]// Proceeding of 17th IEEE VLSI Test Symposium. Washington D C: IEEE Computer Society Press, 1999: 114-121. [4] Jas A, Ghosh-Dastidar J, Ng M E, et al.An efficient test vector compression scheme using selective Huffman coding[J]. IEEE Transactions on CAD of Integrated Circuits and Systems (S0278-0070), 2003, 22(6): 797-806. [5] Kavousianos X, Kalligeros E, Nikolos D.Optimal selective Huffman coding for test-data compression[J]. IEEE Transactions on Computers (S0018-9340), 2007, 56(8): 1146-1152. [6] Gonciari P T, Al-Hashimi B M, Nicolici N. Variable-length input Huffman coding for system-on-a-chip test[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (S0278-0070), 2003, 22(6): 783-796. [7] Giri C.Test data compression by split-VIHC (SVIHC)[C]// Proceeding of International Conference on Computing: Theory & Applications. Washington D C: IEEE Computer Society Press, 2007: 146-150. [8] Chandra A, Chakrabarty K.System-on-a-chip test data compression and decompression architectures based on Golomb codes[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (S0278-0070), 2001, 20(3): 355-368. [9] Chandra A, Chakrabarty K.Frequency-directed run-length(FDR) codes with application to system-on-a-chip test data compression[C]// Proceedings of IEEE VLSI Test Symposium. Washington D C: IEEE Computer Society Press, 2001: 42-47. [10] El-Maleh A H. Test data compression for system-on-a-chip using extended frequency-directed run-length code[J]. IET Computers & Digital Techniques (S1751-8601), 2008, 2(3): 155-163. [11] Zhan W F, El-Maleh A H. A new scheme of test data compression based on equal-run-length coding (ERLC)[J]. Integration the VLSI Journal (S0167-9260), 2012, 45(1): 91-98. [12] 尤志强, 罗奇钧. 一种基于IFDR改进的测试激励数据压缩方法[J]. 湖南大学学报(自然科学版), 2016, 43(2): 130-134. YOU Zhiqiang, LUO Qijun.A Test Compression Method Based on IFDR Code[J]. Journal of Hunan University(Natural Science), 2016, 43(2): 130-134. [13] 程一飞, 詹文法. 一种基于相邻位异或运算的测试数据压缩方法[J]. 系统仿真学报, 2015, 27(11): 2756-2761. Cheng Yifei, Zhan Wenfa.Adjacent Bit XOR Operation Based Test Data Compression Method[J]. Journal of System Simulation, 2015, 27(11): 2756-2761. [14] Kumar A, Kassab M, Moghaddam E, et al.Isometric Test Data Compression[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (S0278-0070), 2015, 34(11): 1847-1859. [15] Sivanantham S, Padmavathy M, Gopakumar G, et al.Enhancement of test data compression with multistage encoding[J]. Integration the VLSI Journal (S0167-9260), 2013, 47(4): 499-509. [16] Wu H F, Cheng Y S, Zhan W F, et al.A test data compression scheme based on irrational numbers stored coding[J]. Scientific World Journal (S1537-744X), 2014(2014): 982728. [17] Li L, Chakrabarty K, Kajihara S, et al.Efficient space/time compression to reduce test data volume and testing time for IP cores[C]// Proceedings of IEEE International conference on VLSI Design. Washington D C: IEEE Computer Society Press, 2005: 53-58. [18] Basu K, Mishra P.Test data compression using efficient bitmask and dictionary selection methods[J]. IEEE Transactions on Very Large Scale Integration Systems (S1063-8210), 2010, 18(9): 1277-1286. [19] Sismanoglou P, Nikolos D.Input test data compression based on the reuse of parts of dictionary entries: static and dynamic approaches[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (S0278-0070), 2013, 32(11): 1762-1775. [20] 吴海峰, 詹文法, 程一飞. 无理数字典码的测试数据压缩方案[J]. 计算机工程与应用, 2014, 50(7): 235-237, 241. WU Haifeng, ZHAN Wenfa, CHENG Yifei.Scheme of test data compression based on irrational number dictionary code[J]. Computer Engineering and Applications, 2014, 50(7): 235-237, 241. [21] 栗素娟, 阎保定, 朱清智. 基于FPGA的快速浮点除法器IP核的实现[J]. 河南科技大学学报(自然科学版), 2008, 29(6): 34-37, 109. LI Sujuan, YAN Baoding, ZHU Qingzhi.Implementation of Rapid Floating-point Division IP Core Based on FPGA[J]. Journal of Henan University of Science and Technology(Natural Science), 2008, 29(6): 34-37, 109. |