可重构视频阵列处理器测试平台设计与实现

doi:10.16182/j.issn1004731x.joss.18-0542

系统仿真学报 ›› 2020, Vol. 32 ›› Issue (5): 792-800.doi: 10.16182/j.issn1004731x.joss.18-0542

• 仿真支撑平台/系统技术 • 上一篇下一篇

可重构视频阵列处理器测试平台设计与实现

蒋林¹, 贺飞龙², 山蕊¹, 王帅¹, 吴皓月¹, 武鑫¹

1. 西安邮电大学电子工程学院,陕西西安 710121;
2. 西安邮电大学计算机学院,陕西西安 710121

收稿日期:2018-08-07 修回日期:2018-11-26 出版日期:2020-05-18 发布日期:2020-05-15
作者简介:蒋林(1970-),男,陕西西安,博士,教授,硕导,研究方向为集成电路设计。
基金资助:
国家自然科学基金(61772417, 61602377, 61634004),陕西省科技统筹创新工程(2016KTZDGY02-04-02),陕西省重点研发计划(2017GY-060)

Design and Implementation of Reconfigurable Video Array Processor Test Platform

Jiang Lin¹, He Feilong², Shan Rui¹, Wang Shuai¹, Wu Haoyue¹, Wu Xin¹

1. College of Electronic Engineering, Xi'an University of Posts and Telecommunications, Xi'an 710121, China;
2. College of Computer Science, Xi'an University of Posts and Telecommunications, Xi'an 710121, China

Received:2018-08-07 Revised:2018-11-26 Online:2020-05-18 Published:2020-05-15

摘要/Abstract

摘要： 针对可重构视频阵列处理器的设计要求及传统测试方法测试视频编解码系统时速度慢、精度低和可观测性不强的问题。开发了基于Qt的用户界面,设计实现了以现场可编程门阵列(Field programmable gate-array,FPGA)为核心的软硬件协同测试平台。在PC端实现以软件仿真为基础的数据传输与图像重现,在FPGA端实现以可重构视频阵列处理器为基础的视频编解码算法并行映射。实验结果表明,在工作频率为100 MHz时,FPGA与PC之间可正确传输数据并满足算法测试时不同测试用例的更换需求,具有较好的可观测性。

关键词: 测试平台, 软硬件协同, 用户界面, 视频编解码, 可重构视频阵列处理器

Abstract: Aiming at the design requirements of the reconfigurable video array processor and the problem of traditional method testing the video codec system with slow speed, low precision and poor observability. A Qt-based user interface is developed, and a hardware-software co-testing platform based on FPGA is designed and implemented. The platform realizes the data transmission and image reproduction based on the software simulation on the PC side, and the parallel mapping of the video encoding and decoding algorithms based on the reconfigurable video array processor on the FPGA side. The experiment results show that the data can be transmitted correctly between FPGA and PC when the working frequency of the platform is 100 MHz, and the replacement demand of the different test cases can be satisfied when the algorithm is tested, and the experiment has a good observability.

Key words: testing platform, hardware and software collaboration, user interface, video codec, reconfigurable video array processor

中图分类号:

TP391.9

蒋林, 贺飞龙, 山蕊, 王帅, 吴皓月, 武鑫. 可重构视频阵列处理器测试平台设计与实现[J]. 系统仿真学报, 2020, 32(5): 792-800.

Jiang Lin, He Feilong, Shan Rui, Wang Shuai, Wu Haoyue, Wu Xin. Design and Implementation of Reconfigurable Video Array Processor Test Platform[J]. Journal of System Simulation, 2020, 32(5): 792-800.

参考文献 15

[1]	Devika K N, Bhakthavatchalu R.Design of reconfigurable LFSR for VLSI IC testing in ASIC and FPGA[C]. 2017 International Conference on Communication and Signal Processing (ICCSP), Chennai, India: IEEE, 2017: 0928-0932.
[2]	Zrida H K, Jemai A, Ammari A C, et al.System-Level Performance Evaluation of Very High Complexity Media Applications: A H264/AVC Encoder Case Study[J]. Int'l J. of Communications, Network and System Sciences (S1913-3715), 2011, 4(7): 436.
[3]	Sutisna N, Lanante L, Nagao Y, et al.Unified HW/SW framework for efficient system level simulation[C]. Circuits and Systems (APCCAS), 2016 IEEE Asia Pacific Conference on. Jeju, South Korea: IEEE, 2016: 518-521.
[4]	Teich J.Hardware/software codesign: The past, the present, and predicting the future[J]. Proceedings of the IEEE, 2012, 100(Special Centennial): 1411-1430.
[5]	Yang Y, Xu J, Shi G, et al.Evaluation Test of Software and Hardware Co-simulation[M]. 5G Wireless Systems. Switzerland: Springer, Cham, 2018: 235-300.
[6]	Liu S.Testing-Based Formal Verification for Algorithmic Function Theorems and Its Application to Software Verification and Validation[C]. International Symposium on System and Software Reliability. Shanghai, China: IEEE, 2017: 112-129.
[7]	Kacou M A, Ghaffari F, Romain O, et al.FPGA static timing analysis enhancement based on real operating conditions[C]. Industrial Electronics Society, IECON 2017-43rd Annual Conference of the IEEE. Beijing, China: IEEE, 2017: 3556-3561.
[8]	Eslami F, Wilton S J E. Incremental distributed trigger insertion for efficient FPGA debug[C]. International Conference on Field Programmable Logic and Applications. Munich, Germany: IEEE, 2014:1-4.
[9]	王斌. 数字监控系统视频编解码器性能测试方法[J]. 中国测试, 2012, 38(3): 101-104.Wang Bin.Performance testing methods of video codec for digital monitor system[J]. China Measurement & Test, 2012, 38(3): 101-104.
[10]	汤旭龙, 安虹, 范东睿. 主流视频编解码软件的硬件性能分析与设计[J]. 计算机工程, 2014, 40(6): 300-305.Tang Xulong, An Hong, Fan Dongrui.Hardware Performance Analysis and Design of Mainstream Video Codec Software[J]. Computer Engineering, 2014, 40(6): 300-305.
[11]	Lei X, Jiang X.Design and implementation of a video codec performance evaluation system[C]. International Congress on Image and Signal Processing. Shenyang, China: IEEE, 2016: 142-147.
[12]	Schmitz J A, Gharzai M K, Balkir S, et al.A 1000 frames/s Vision Chip Using Scalable Pixel-Neighborhood-Level Paralle l Processing[J]. IEEE Journal of Solid-State Circuits (S0018-9200), 2017, 52(2): 556-568.
[13]	Kongetira P, Aingaran K, Olukotun K.Niagara: A 32-way Multithreaded SPARC processor[J]. IEEE Micro (S1937-4143), 2005, 25(2): 21-29.
[14]	Guo Z, Zhou D, Goto S.An optimized MC interpolation architecture for HEVC[C]. IEEE International Conference on Acoustics, Speech and Signal Processing. Kyoto, Japan: IEEE, 2012: 1117-1120.
[15]	Kammoun M, Atitallah A B, Masmoudi N.An efficient hardware architecture for interpolation filter of HEVC decoder[C]. International Multi-Conference on Systems, Signals & Devices. Mahdia, Tunisia: IEEE, 2015: 1-5.

可重构视频阵列处理器测试平台设计与实现

Design and Implementation of Reconfigurable Video Array Processor Test Platform

PDF (PC)

可视化

摘要/Abstract

引用本文

使用本文

参考文献 15

相关文章 1

编辑推荐

Metrics

本文评价