双磁控忆阻器动力学模型及FPGA硬件电路实现

doi:10.16182/j.issn1004731x.joss.19-0016

系统仿真学报 ›› 2020, Vol. 32 ›› Issue (8): 1531-1545.doi: 10.16182/j.issn1004731x.joss.19-0016

• 物理效应/模拟器仿真技术 • 上一篇下一篇

双磁控忆阻器动力学模型及FPGA硬件电路实现

陈皓琦, 张小红^*

江西理工大学信息工程学院,江西赣州 341000

收稿日期:2019-01-09 修回日期:2019-04-07 出版日期:2020-08-18 发布日期:2020-08-13
作者简介:陈皓琦(1992-),男,江西九江,硕士,研究方向为非线性动力学、嵌入式系统开发。
基金资助:
国家自然科学基金(61763017, 51665019),江西省自然科学基金(20161BAB206145),江西省教育厅重点科技项目(GJJ150621)

Dynamic Model of Dual Flux-Controlled Memristor and FPGA Hardware Circuit Realization

Chen Haoqi, Zhang Xiaohong^*

School of Information Engineering, Jiangxi University of Science and Technology, Ganzhou 341000, China

Received:2019-01-09 Revised:2019-04-07 Online:2020-08-18 Published:2020-08-13

摘要/Abstract

摘要： 基于经典Chua混沌电路设计了一个五维双磁控忆阻器混沌电路。对电路非线性特性进行数值分析,表明其具有丰富的混沌动力学行为。采用一阶离散处理对电路进行数字化转换,基于DSP Builder和FPGA(Field Programmable Gate Array)技术,通过Cyclone Ⅳ E系列EP4CE10F17C8N芯片搭建的硬件平台,真实实现了该模型数字化系统。设计结果表明,数字化忆阻器系统避免了模拟信号元器件的漂移和不稳定性,硬件波形显示性能稳定可靠,且与计算机仿真结果具有相当一致性的吻合。

关键词: 磁控忆阻器, 混沌电路, 蔡氏系统, 动力学行为, DSP Builder, FPGA(Field Programmable Gate Array)

Abstract: Based on the classical Chua’s chaotic circuit, a 5-Dimentional and dual flux-controlled memristive chaotic circuit system is designed. The nonlinear characteristics of the circuit are analyzed numerically and the results show that the circuit has rich chaotic dynamical behavior. The novel memristive continuous system is transformed into digital system by first-order discrete processing. Based on DSP Builder and FPGA technology, a hardware platform of Cyclone Ⅳ E series EP4CE10F17C8N chip realizes the digital system of the model. The design results indicate that the digital memristive system avoids the drift and instability of analog components, the display performance of the hardware waveform is stable and reliable, and is consistent with the computer simulation result.

Key words: flux-controlled memristor, chaotic circuit, Chua’s system;, dynamical behavior, DSP Builder, FPGA(Field Programmable Gate Array)

中图分类号:

TP918

陈皓琦, 张小红. 双磁控忆阻器动力学模型及FPGA硬件电路实现[J]. 系统仿真学报, 2020, 32(8): 1531-1545.

Chen Haoqi, Zhang Xiaohong. Dynamic Model of Dual Flux-Controlled Memristor and FPGA Hardware Circuit Realization[J]. Journal of System Simulation, 2020, 32(8): 1531-1545.

参考文献 24

[1]	Chua L O.Memristor-The missing circuit elemen[J]. IEEE Transactions on Circuit Theory (S1549-8328), 1971, 18(5): 507-519.
[2]	Wu R, Wang C.A new simple chaotic circuit based on memristor[J]. International Journal of Bifurcation and Chaos (S0218-1274), 2016, 26(9): 206-219.
[3]	Hu F W, Bao B C, Wu H G, et al.Equivalent circuit analysis model of charge-controlled memristor and its circuit characteristics[J]. Acta Physica Sinica (S1000-3290), 2013, 62(21): 401-416.
[4]	Strukov D B, Snider G S, Stewart D R, et al.The missing memristor found[J]. Nature (S0028-0836), 2008, 453(7191): 80-90.
[5]	Wang S, Wang X, Zhou Y, et al.A memristor-based hyperchaotic complex Lü system and its adaptive complex generalized synchronization[J]. Entropy (S1099-4300), 2016, 18(2): 58-60.
[6]	Bao B C, Hu W, Xu J P, et al.Analysis and implementation of memristor chaotic circuit[J]. Acta Physica Sinica (S1000-3290), 2011, 60(12): 1775-1785.
[7]	Kokate P P.Memristor-based chaotic circuit[J]. IETE Technical Review (S0256-4620), 2009, 26(6): 417-429.
[8]	Itoh M, Chua L O.Memristor oscillators[J]. International Journal of Bifurcation and Chaos (S0218-1274), 2008, 18(11): 3183-3206.
[9]	Muthuswamy B.Implementing memristor based chaotic circuits[J]. International Journal of Bifurcation and Chaos (S0218-1274), 2010, 20(5): 1335-1350.
[10]	Bao B C, Tao J, Wang G Y.Two-memristor-based Chua’s hyperchaotic circuit with plane equilibrium and its extreme multistability[J]. Nonlinear Dynamics (S0924-090X), 2017, 89(2): 1157-1171.
[11]	Bao B C, Hu A H, Bao H, et al.Three-dimensional memristive Hindmarsh-Rose neuron model with hidden coexisting asymmetric behaviors[J]. Complexity (S1076-2787), 2018, 26(4): 1-11.
[12]	洪庆辉, 曾以成, 李志军. 含磁控和荷控两种忆阻器的混沌电路设计与仿真[J]. 物理学报, 2013, 62(23): 23052-23059.Hong Qinghui, Zeng Yicheng, Li Zhijun.Design and Simulation of memristive chaotic circuits with flux-controlled memristor and charge-controlled memristor[J]. Acta Phys. Sin, 2013, 62(23): 23052-23059.
[13]	Rajagopal K, Karthikeyan A, Srinivasan A.Dynamical analysis and FPGA implementation of a chaotic oscillator with fractional-order memristor components[J]. Nonlinear Dynamics (S0924-090X), 2017, 91(5): 1-22.
[14]	Xu Y M, Wang L D, Duan S K.A memristor-based chaotic system and its field programmable gate array implementation[J]. Acta Physica Sinica (S1000-3290), 2016, 65(12): 156-160.
[15]	Bao B C, Liu Z, Xu J P.Dynamical analysis of memristor chaotic oscillator[J]. Acta Physica Sinica (S1000-3290), 2010, 59(6): 3785-3793.
[16]	Alombah N H, Fotsin H, Ngouonkadi E B M, et al. Dynamics, Analysis and Implementation of a Multiscroll Memristor-Based Chaotic Circuit[J]. International Journal of Bifurcation & Chaos (S0218-1274), 2016, 26(8): 165-178.
[17]	Wang W, Wang G, Wang X.Research on a chaotic circuit based on an active TiO2 memristor[J]. Systems Science & Control Engineering An Open Access Journal (S2164-2583), 2014, 2(1): 740-744.
[18]	王忠林. 混沌吸引子及FPGA实现[J]. 计算机工程与应用, 2008, 44(36): 85-86.Wang Zhonglin.Chaotic attractor and FPGA implementation[J]. Computer Engineering and Applications, 2008, 44(36): 85-86.
[19]	李亚安. 混沌吸引子的DSP Builder设计方法[J]. 探测与控制学报, 2009, 31(6): 60-63.Li Yaan.DSP Builder design method for chaotic attractor[J]. Journal of Detection & Control, 2009, 31(6): 60-63.
[20]	邵书义, 闵富红, 吴薛红, 等. 基于现场可编程逻辑门阵列的新型混沌系统实现[J]. 物理学报, 2014, 63(6): 060501.Shao Shuyi, Min Fuhong, Wu Xuehong, et al.Implementation of a new chaotic system based on field programmable gate array[J]. Acta Phys. Sin, 2014, 63(6): 060501.
[21]	许雅明, 王丽丹, 段书凯. 磁控二氧化钛忆阻混沌系统及现场可编程逻辑门阵列硬件实现[J]. 物理学报, 2016, 65(12): 120503.Xu Yaming, Wang Lidan, Duan Shukai.A memristor-based chaotic system and its field programmable gate array implementation[J]. Acta Phys. Sin, 2016, 65(12): 120503.
[22]	张建广, 康守强, 纪斌, 等. 单片机和FPGA实现的多混沌吸引子切换系统[J]. 计算机工程与应用, 2014, 50(18): 70-74.Zhang Jianguang, Kang Shouqiang, Ji bin, et al. Multi-chaotic Attractor switching system based on single Chip computer and FPGA[J]. Computer Engineering and Applications, 2014, 50(18): 70-74.
[23]	Chua L O.Everything You Wish to Know About Memristors But Are Afraid to Ask[J]. Radioengineering (S1210-2512), 2015, 24(2): 319-368.
[24]	Chua L O.If it’s pinched it’s a memristor[J]. Semiconductor Science and Technology (S0268-1242), 2014, 29: 104001.

双磁控忆阻器动力学模型及FPGA硬件电路实现

Dynamic Model of Dual Flux-Controlled Memristor and FPGA Hardware Circuit Realization

PDF (PC)

可视化

摘要/Abstract

引用本文

使用本文

参考文献 24

相关文章 3

编辑推荐

Metrics

本文评价

[1]	张小红, 万丽娟, 龙克柳. Chua电路的异构磁控忆阻器设计与仿真实现[J]. 系统仿真学报, 2019, 31(1): 65-73.
[2]	张小红, 齐彦丽. 实数指数幂忆阻函数设计与电路仿真实现[J]. 系统仿真学报, 2018, 30(10): 3807-3816.
[3]	吴淑花, 容旭巍, 刘振永. 含两个荷控忆阻器最简混沌电路的设计与研究[J]. 系统仿真学报, 2018, 30(10): 3985-3995.